

10/003201
02/25/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10083261	FILING DATE 02 25 2002	CLASS 349	SUBCLASS 41	GAU 2571	EXAMINER K2
**APPLICANTS: Chai Joon Kim, Hong Wan Shick, Kwon Dae-yeon, Jun J Hwan Wook, Kim Sang Gab, Chung Kyu-ha					
**CONTINUING DATA VERIFIED:					
<p>BEST AVAILABLE COPY</p>					
** FOREIGN APPLICATIONS VERIFIED: REPUBLIC OF KOREA 2001 9675 02 26 2001 REPUBLIC OF KOREA 2001 60442 09 28 2001					
PG. PUB		DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>	
Title and Inventor's Name Applicant's Name Inventor's Name and Address				ATTORNEY DOCKET NO 8071 12 OPP 011059US	
TITLE : Thin film transistor array substrate using low dielectric insulating layer and method of fabricating the same					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs.Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
 (Attached in pocket on right inside flap)